

Appl. No. 10/751,283
 Amdt. dated January 19, 2006
 Amendment under 37 CFR 1.116 Expedited Procedure
 Examining Group 2819

PATENT

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

- OK TO ENTER
 D. L. E.
 1/23/06
- 1 1. (previously presented) A programmable logic device, comprising a
 2 plurality of logic elements and a routing structure, wherein the routing structure comprises a
 3 plurality of routing lines, and wherein each routing line comprises:
 4 a plurality of first OR gates, each first OR gate having at least a first input
 5 connected to a respective one of said logic elements in a first group of said logic elements, and
 6 each first OR gate except a final first OR gate in said line having an output connected to a second
 7 input of a respective succeeding one of said first OR gates, such that a signal from one of said
 8 logic elements in the first group of logic elements appears on an output of the final first OR gate
 9 in said line; and
 10 a return line, comprising a plurality of drivers connected in series, each of said
 11 drivers having a connection to a respective one of a plurality of said logic elements in a second
 12 group of logic elements, such that the signal appearing on said output of the final first OR gate in
 13 said line may be passed to said plurality of logic elements in the second group of logic elements.
 - 1 2. (original) A programmable logic device as claimed in claim 1, wherein the
 2 first group of logic elements and the second group of logic elements are mutually exclusive.
 - 1 3. (original) A programmable logic device as claimed in claim 1, wherein the
 2 first group of logic elements and the second group of logic elements contain at least one logic
 3 element in common.
 - 1 4. (original) A programmable logic device as claimed in claim 1, wherein the
 2 logic elements in said programmable logic device are arranged in an array, the array comprising
 3 rows and columns of logic elements.